Like many of you, it’s been drilled into me by the Reuse Methodology Manual to write my state machines in VHDL as a pair of processes: a combinatorial process to compute the next state from the inputs ...

State machines are so common that there are tools devoted to creating them by drawing circles and arts. There are simulators that will recognize your state machine ...